

Data sheet acquired from Harris Semiconductor

CMOS 64-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)

■ CD4031B is a static shift register that contains 64 D-type, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CON-TROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CLD, is used with clocks having slow rise and fall times.

The CD4031B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead plastic dual-in-line packages (E suffix), and in chip form (H suffix).

Features:

- ****** Fully static operation: DC to 12 MHz typ. ****** $V_{DD}-V_{SS}$ = 15 V
- Standard TTL drive capability on Q output
- Recirculation capability
- Three cascading modes:

Direct clocking for high-speed operation

Delayed clocking for reduced clock drive requirements

Additional 1/2 stage for slow clocks

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range)

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V

- 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Serial shift registers
- Time delay circuits

RECOMMENDED OPERATING CONDITIONS
For maximum reliability, nominal operating
conditions should be selected so that
operation is always within the following ranges:

	LIN			
CHARACTERISTIC	Min.	Max.	UNITS	
Supply-Voltage Range (For TA=Full Package- Temperature Range)	3	18	٧	

DATA : 15 IN MODE IO CONTROL LOGIC STAGES DATA RECIRC DATA 2 LOGIC CL TO TO THE COUNT TO THE COU

INPUT CONTROL CIRCUIT TRUTH TABLE

CD4031B Types

DATA	RECIRC.	MODE	BIT INTO STAGE I
1	X	0	1
0	Х	0	0
Х	1	1	1
Х	0	1	0

TYPICAL STAGE TRUTH TABLE

Deta	CL	Data + 1
0	S	0
1		1
X		NC

TRUTH TABLE FOR OUTPUT FROM Q' (TERMINAL 5)


Data + 64	CL	Data + 641/2
0	7	0
1	7	1
Х		NC

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE

NC = NO CHANGE



TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) -0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to VDD +0.5V DC INPUT CURRENT, ANY ONE INPUT ±10mA POWER DISSIPATION PER PACKAGE (PD): For TA = -55°C to +100°C For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW OPERATING-TEMPERATURE RANGE (Tab) STORAGE TEMPERATURE (Tab) -65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

STATIC	CELECTE	RICAL CH	HARACTERISTICS	

QUADACTEDICTIC	CONDITIONS		LIMITS AT INDICATED TEMPERATURES (°C)						UNITS		
CHARACTERISTIC	vo	VIN	v_{DD}						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device	_	0,5	5	5	5	150	150	-	0.04	- 5	
Current,	'	0,10	10	10	10	300	300	_	0.04	10	μA
IDD Max.		0,15	15	20	20	600	600	- /,	0.04	20	
		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink)	0.4	0,5	5	2.56	2.44	1.68	1.44	2.04	4	-	
Current IOL Min.	0.5	0,10	10	6.4	6	4.4	3.6	5.2	10.4	-	1
Q	1.5	0,15	15	16.8	16	11.2	9.6	13.6	27.2	7 - 7	
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	- 1	-	1
ā, a', cl _D	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	ł
	1.5	0,15	15	4.2	4 -	2.8	2.4	3.4	6.8	-	mA
Output High (Source)	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	1
Current, IOH Min.	2.5	0,5	5	- 2	- 1.8	1.3	-1.15	-1.6	-3.2		1
Q, Q, Q', CLD	9.5	0,10	10	-1.6	~1.5	-1.1	-0.9	-1.3	-2.6	-	1
-	13.5	0,15	15	4.2	4	2.8	-2,4	-3.4	-6.8	-	1
Output Voltage:		0,5	5			0.05		_	0	0.05	
Low-Level,	75 <u>-</u>	0,10	10			0.05		-	0	0.05	1
VOL Max.		0,15	15	***		0.05		-	0	0.05	V
Output Voltage:		0,5	5		4.1	4,95		4.95	5		l '
High-Level,	-	0,10	10			9.95		9.95	10	=	Ì
V _{OH} Min,		0,15				14.95		14.95	15	_	
Input Low	0.5, 4.5		5			1.5				. 1.5	
Voltage	1,9	-	10			3				3] ,,
VIL Max.	1.5, 13.5	~	15	4				-	4	V	
Input High	0.5, 4.5		5			3.5		3.5			1
Voltage,	1,9		10								
V _{IH} Min.	1.5, 13.5		15			11		11			
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μА




Fig. 1 — Logic diagram.




Fig. 2 — Typical output low (sink)

current characteristics (Q sink

current = 4X ordinate).




Fig. 3 — Minimum output low (sink)
current characteristics (Q sink
current = 4X ordinate).




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 – Minimum output high (source) current characteristics.

CD4031B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r , t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS	LIMITS				
	V _{DD} (V)	Min. Typ.		Max.	UNITS	
Propagation Delay Time:	5	_	250	500		
Clock to Q, tpHL, tpLH;	10	-	110	220	ns	
Clock to Q, tPLH	15	_ '	90	180		
Clock to Q', tPHL, tPLH;	5		190	380		
	10	_	80	160	ns	
Clock to U, TPHL	15		65	130		
·	5	_	100	200		
Clock to CL _D	10		50	100	ns	
	15		40	80		
Transition Time to the	5	_	100	200		
Transition Time, t _{THL} , t _{TLH}	10	_	50	100	ns	
(Any Output, except Q, t _{THL})	15	_	40	80		
Q, t _{THL}	5 .	_	50	100		
	10	_	25	50	ns	
	15	-	20	40		
	5	_	30	60		
Minimum Data Setup Time, tS	10	_	15	30	ns ns	
	15	_	10	20		
	5	_	30	60		
Minimum Data Hold Time, tH	10	_	15	30	ns	
-	15	_	10	.20		
	5	_	120	240		
Minimum Clock Pulse Width, tw	10	-	50	100	ns	
	15		40	80		
Maximum Clark Innut Fu	5	2	4	_		
Maximum Clock Input Frequency,	10	5	10		MHz	
fcL**	15	6	12			
Clark lanut Bira or Fall Ti	5		_	1000		
Clock Input Rise or Fall Time,	10	_	_	1000	μs	
trCL/tfCL*	15	_		200	'	
Input Capacitance, C _{IN} (Any Input)	<u>-</u>	_	5	7.5	pF	

^{*}If more than one unit is cascaded in the parallel clocked application, t_rCL should be made less than or equal to the sum of the propagation delay at 50 pF and the transition time of the output driving stage. **Maximum Clock Frequency for Cascaded Units;



 $f_{\text{max}} = \frac{1}{\text{(n-1) CL}_{D} \text{ prop. delay + Q prop. delay + set-up time}}$ where n = number of packages

b) Not Using Delayed Clock:

fmax = propagation delay + set-up time




Fig. 6 — Typical propagation delay time as a function of load capacitance (see table).




Fig. 7 — Typical propagation delay time as a function of load capacitance (see table).




Fig. 8 — Typical transition time as a function of load capacitance (except Q, t_{THL}).

CD4031B Types




Fig. 9 — Typical transition time as a function of load capacitance (Q, t_{THL}).




Fig. 10 - Typical dynamic power dissipation as a function of clock input frequency.




Fig. 11 - Dynamic power dissipation test circuit.




Fig. 12 — Cascading using direct clocking for high-speed operation (see clock rise and fall time requirement).




Fig. 13 — Quiescent-devicecurrent test circuit.




Fig. 14 - Cascading using delayed clocking for reduced clock drive requirements.




Fig. 15 - Input-leakage current.




Fig. 16 — Cascading using half-clock-pulse delayed data output (Q') to permit use of slow rise and fall time clock inputs.





Fig. 17 - Input-voltage test circuit.



Chip dimensions and pad layout for CD4031B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated